

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|--------------------|-------------------------------|----------------------|---------------------|------------------|--|
| 10/671,785 | 09/29/2003 | Atsushi Date | 03500.017602. | 7534 | |
| 5514 | 7590 04/19/20 | | EXAM | EXAMINER | |
| | ICK CELLA HARP ELLER PLAZA | FIEGLE, RY | AN PAUL | | |
| NEW YORK, NY 10112 | | | ART UNIT | PAPER NUMBER | |
| | • | | 2183 | | |

DATE MAILED: 04/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

| 47 | |
|----|-----|
| 1 | |
| 1. | |
| - | - 2 |
| | |

| | Application No. | Applicant(s) | | | | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-----------------------------|--|--|--|--|--|
| | 10/671,785 | DATE, ATSUSHI | | | | | |
| Office Action Summary | Examiner | Art Unit | | | | | |
| | Ryan P. Fiegle | 2183 | | | | | |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply | | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | | |
| Status | | | | | | | |
| 1) Responsive to communication(s) filed on 29 Ma | arch 2006. | | | | | | |
| 2a)⊠ This action is FINAL . 2b)☐ This | This action is FINAL . 2b) This action is non-final. | | | | | | |
| 3) Since this application is in condition for allowan | | | | | | | |
| closed in accordance with the practice under E | x parte Quayle, 1935 C.D. 11, 45 | 3 O.G. 213. | | | | | |
| Disposition of Claims | | | | | | | |
| 4)⊠ Claim(s) <u>1-9</u> is/are pending in the application. | ☑ Claim(s) <u>1-9</u> is/are pending in the application. | | | | | | |
| • • • • • • • • • • • • • • • • • • • • | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | |
| 5) Claim(s) is/are allowed. | | | | | | | |
| · | Claim(s) <u>1-9</u> is/are rejected. | | | | | | |
| 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or | election requirement | | | | | | |
| o) are subject to restriction and a | olootion roquiromont. | | | | | | |
| Application Papers | | | | | | | |
| 9) The specification is objected to by the Examine | | | | | | | |
| 10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. | | | | | | | |
| Applicant may not request that any objection to the | • , , | · · | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | | |
| The oath of declaration is objected to by the Ex | anniner. Note the attached Office | Action of form PTO-132. | | | | | |
| Priority under 35 U.S.C. § 119 | | | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | | | |
| | | | | | | | |
| Attachment(s) | | | | | | | |
| Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) | 4) 🔲 Interview Summary Paper No(s)/Mail Da | | | | | | |
| 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date | | atent Application (PTO-152) | | | | | |

Art Unit: 2183

DETAILED ACTION

Specification

1. The examiner acknowledges and accepts the amendments to the specification and title.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-9 are rejected under 35 U.S.C. 102(e) as being anticipated by Booker et al. (US Patent 6,347,294).
- 3. As per claim 1:

A processor system, which is provided with a built-in processor (column 3, lines 33-38), a memory controller (column 4, lines 9-15; Figure 2, item 126), an external bus interface that can connect an external processor from outside of a single semiconductor substrate (column 3, lines 39-52), a processor bus which is connected with the built-in processor and the external bus interface (column 4, lines 32-36; Figure 2/3, item 152), and a connection unit that mutually connects, the memory controller and processor bus

Art Unit: 2183

on the single semiconductor substrate (column 4, lines 24-39; column 4, lines 64-67; column 5, lines 1-8).

4. As per claim 2:

The processor system according to claim 1, wherein the connection unit includes a crossbar switch (column 4, lines 64-67; column 5, lines 1-8).

5. As per claim 3:

The processor system according to claim 1, wherein the connection unit includes a common bus (column 4, lines 24-39).

6. As per claim 5:

The processor system according to claim 1, comprising: enabling means for enabling, in the alternative, either the built-in processor or the external bus interface (column 5, lines 57-67; column 6, lines 1-5).

7. As per claim 6:

The processor system according to claim 5, wherein the enabling means enables the built-in processor and the external bus interface independently, respectively (column 5, lines 57-67; column 6, lines 1-5).

8. As per claim 7:

The processor system according to claim 1, wherein the built-in processor and the external bus interface are connected through a bus common to the connection unit (column 4, lines 64-67; column 5, lines 1-8; Figure 3).

9. As per claim 8:

Art Unit: 2183

The processor system according to claim 1, wherein the built-in processor and the external processor use in common programs stored in memory controlled by the memory controller (column 4, lines 9-15; column 4, lines 49-50; column 2, lines 24-28) (Since the EMCPU and EXCPU use the same common memory that is controlled by the DMA controller and the EMPCU acts as the EXCPU's I/O controller when the EXCPU is present, that means that the EXCPU has to perform the actions that the EMCPU normally performs when the EXPCU is not present. Therefore they perform common programs.).

10. As per claim 9:

The processor system according to claim 1, further comprising:

an image data transfer bus connected with the connection unit (column 4, lines 2-5); and

an image output device interface or an image input device interface connected with the image data transfer bus on the semiconductor substrate (column 3, lines 66-67; column 4, lines 1-2).

Claim Rejections - 35 USC § 103

- 11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2183

12. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Booker et al. as applied to claim 1 in view of Ozcelik et al. (US Patent 6,041,400).

13. As per claim 4:

Booker et al. do not teach a second built-in processor connected to the connection unit on the semiconductor substrate. Ozcelik et al. do (Ozcelik et al.: Figure 3, item 62).

Both Ozcelik et al. and Booker et al. teach embedded systems for controlling a television (Booker et al.: column 3, lines 27-29) (Ozcelik et al.: column 5, lines 60-63).

Ozcelik et al. comment that using multiple cores significantly reduces the complexity of the OS (Ozcelik et al.: column 3, lines 33-37).

Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that applying Ozcelik's multiple cores to Booker et al. would reduce the complexity of the OS.

Response to Arguments

14. The applicant has argued that no combination of Booker alone or with Ozcelik can teach the amended limitations of claim 1.

"However nothing in Booker is seen to disclose or suggest that a processor is connected a built-in processor and an external bus interface, muchless that a connection unit mutually connects a memory controller and the processor bus on a single semiconductor substrate. As such, Booker could not be seen to disclose or suggest that a processor system, which has a built-in processor, a memory controller

Art Unit: 2183

and an external bus interface, is provided with (i) a processor bus which is connected with the built-in processor and the external bus interface, and (ii) a connection unit that mutually connects the memory controller and the processor bus on a single semiconductor substrate."

The examiner respectfully disagrees. The examiner has taken the DCRX to be both the external bus interface and as the connection unit as it acts as both. Nothing within the claim language states that is imperative to the function of the invention for these two units to be separate. Processor bus (Figure 2/3, item 152) is connected to the DCRX (Figure 2/3, item 160) which in turn is connected to the memory controller (Figure 2). The DCRX further acts as the external bus interface as can be seen in Figure 3 and is noted throughout the rejection (column 4, lines 64-67; column 5, lines 1-8).

Conclusion

15. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

Art Unit: 2183

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan P. Fiegle whose telephone number is 571-272-5534. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ryan P Fiegle Examiner Art Unit 2183

SUPERVISORY PATENT EXAMINER

lie V

TECHNOLOGY CENTER 2100